module tester
	(
		input clock,
		output [31:0] data
	);

	// Module contents

	assign data = {1'b0, counter[31:1]};
//	assign data = counter;
	
	reg [31:0] counter;
	always @(posedge clock)
	begin
		counter <= counter + 1;
	end
	
endmodule
